<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>00947nam a22002777a 4500</leader>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">8346</subfield>
    <subfield code="d">8346</subfield>
  </datafield>
  <controlfield tag="001">17741</controlfield>
  <controlfield tag="003">ZUFESTM-N</controlfield>
  <controlfield tag="005">20260128043256.0</controlfield>
  <controlfield tag="008">211208b        xxu||||| |||| 00| 0 eng d</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9780070667242</subfield>
  </datafield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="c">ZUFESTM-N</subfield>
  </datafield>
  <datafield tag="050" ind1=" " ind2=" ">
    <subfield code="a">TK7868.L6</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Brown, Stephen D.</subfield>
    <subfield code="9">11981</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">Fundamentals of Digital Logic with Verilog Design.</subfield>
  </datafield>
  <datafield tag="250" ind1=" " ind2=" ">
    <subfield code="a">2nd ed.</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="a">Chennai :</subfield>
    <subfield code="b">McGraw Hill,</subfield>
    <subfield code="c">2019.</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">xviii, 865p.</subfield>
  </datafield>
  <datafield tag="504" ind1=" " ind2=" ">
    <subfield code="a">includes index</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">Logic circuits</subfield>
    <subfield code="v">Data processing</subfield>
    <subfield code="v">Design and construction</subfield>
    <subfield code="9">11982</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">Verilog (Computer hardware description language)</subfield>
    <subfield code="9">11983</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">Computer-aided design</subfield>
    <subfield code="9">11984</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">Computer hardware description languages</subfield>
    <subfield code="9">11985</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Vranesic,Zvonko</subfield>
    <subfield code="9">11986</subfield>
  </datafield>
  <datafield tag="856" ind1=" " ind2=" ">
    <subfield code="u">https://www.amazon.com/Fundamentals-Digital-Logic-Verilog-Design-dp-0073380547/dp/0073380547/ref=dp_ob_image_bk</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="2">lcc</subfield>
    <subfield code="c">BK</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">lcc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">ZUFEST</subfield>
    <subfield code="b">ZUFEST</subfield>
    <subfield code="c">DISPLAY</subfield>
    <subfield code="d">2019-06-21</subfield>
    <subfield code="e">Purchased</subfield>
    <subfield code="l">2</subfield>
    <subfield code="o">TK7868.L6 BRO 2019</subfield>
    <subfield code="p">17741</subfield>
    <subfield code="r">2025-12-23 00:00:00</subfield>
    <subfield code="s">2025-11-28</subfield>
    <subfield code="t">1</subfield>
    <subfield code="w">2021-12-08</subfield>
    <subfield code="y">BK</subfield>
  </datafield>
</record>
